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and plots the depletion width (WD) vs. induced
charge (Qmd) and then computes values for the wafer
Abstract Minority carrier lifetimes are a useful
type (p,n), doping concentration (N,~), oxide charge
parameter in both the design and manufacture of
discrete and integrated circuits. With today’s
(Q0~)~ the density of interface states (D~) as well as
other related parameters including minority carrier
emphasis on MOS technology, minority carriers
lifetimes (‘r,) which is the parameter of interest for
are used as a “process cleanliness” tool in a
this
project. The probe schematic is shown in Figure
manufacturing environment. The purpose of this
1.
project is to compare the two available carrier
The second method, Capacitance-Time (C
lifetime tests, namely the Semitest Surface Charge
t),
is
a
simple
test that uses a capacitance meter with
Analyzer (SCA) and capacitance-time and seeing
a
“lifetime”
feature.
This feature allows the meter to
if the relationship is linear. Being linear, the
pulse
a
voltage
to
a
MOS capacitor instead of the
more process intensive capacitance-time test can
usual
capacitance-voltage
method of sweeping from
be avoided and all pertinent data can be extracted
negative
to
positive
(or
vice
versa depending on
via the SCA, therefore increasing product cycle
wafer
type).
An
analog
gauge
on the capacitance
time and time to market. 200A thermal oxide
meter
deflects
with
the
change
in
capacitance. In
gate capacitors were manufactured and tested,
order
to
visually
see
the
data,
both
an X-Y plotter
SCA analysis was taken with the oxide grown
and an oscilloscope were connected to the output of
prior to aluminum evaporation.
the capacitance meter. The voltage of the C-t test
starts in deep depletion (2~F) and is pulsed into
1. INTRODUCTION
strong inversion (2~F + (8 tolO)4t). From the
relaxation curve data, the minority carrier lifetimes
are extracted using the equation, the basis of the
Minority carrier lifetimes of semiconductors
Zerbst plot, below. A linear equation, the slope of
are a very important parameter in the design and
which gives the minority carrier lifetime.
fabrication of bipolar integrated circuits and discrete
2
transistors. MOS devices do not rely as heavily on
Co
carrier lifetime for performance issues, instead
C
2n~Co ~(CF~2niCos
lifetimes are being used in a manufacturing role as a
dt
~NBCFrgJ~C-1)
Ks60N
simple test to detect lifetime-killing impurities
Equation 1: Zerbst Plot equation to extract carrier
recombination centers which are commonly known
lifetimes
as traps. Essentially it is a “process cleanliness
momtor”.
The first of two methods, the Semitest Surface
II. EXPEPIMENTAL PROCEDURES
Charge Analyzer, generates carriers using photon
emission from a probe that comes in contact with an
Six p-type silicon wafers with a resistivity
oxidized silicon substrate.
These photons at
of
5-10
≤2-cm
<100> were oxidized in an 02 ambient
~=560nm and an energy E=2.2ev change the balance
at 975°C for 20 minutes to grow a ~200A oxide.
of charges in the silicon (bandgap=1.l2ev) to
Particle counts and Surface Charge Analyzer (SCA)
generate the electron hole pairs. The SCA measures
data was collected and mapped for all six wafers. As
a baseline measurement, the two with the lowest
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carrier lifetime were used since further degradation
of lifetime might not be measurable with the
capacitance-time equipment. The remaining four
were then placed in a “dirty” oxidation tube at
1000°C for 120 minutes so as to theoretically
degrade the lifetimes with the introduction of
impurities. Particle counts and SCA data was
collected and mapped for these four. Of the four,
two had a degraded lifetime of approximately 30%
which was expected. The remaining two, D4 and D5,
were degraded to the point that reliable data could
not be taken. In fact, according to the SCA, the
lifetimes went up by two times and the background
concentration was increased by an order of
magnitude. Needless to say, these wafers were then
scrapped. The remaining four wafers had aluminum
evaporated on the fronts and photolithography using
a capacitor array mask was done. During the
develop process, wafer D2 was destroyed due to
equipment error.
Aluminum etch was completed using, clean
phosphoric acid. Preparation for backside contacts
involved coating the front of the wafer with
photoresist, hardbaking and etching the remaining
200A of oxide off the back. Al/Si (1%) was then
sputtered and sintered in a 450°C forming gas
(N2/H2) ambient for 20 minutes.
Wafer#
Dl
D2
D3
D4
D5
D6

tg Initial
136.5
194.8
214.4
201.1
201.1
212.9

tg (+l2Onin) %Difference
N/A
N/A
N/A
NIA
141.6
-0.340
247.6
0.231
149.5

-0.298

Figure 1: SCA lifetime data comparison from initial
measurements and after 120mm anneal.
Capacitance-time tests were done using the
Micromanipulator Model 410 C-V meter which was
attached to an X-Y plotter, Tektronix oscilloscope,
and Keithley voltmeter. A covered probe box was
used to remove electron hole pair generation due to
light. An output from the oscilloscope was supposed
to be used to trigger the capacitance meter to start
the test. Unfortunately, a 5v output from the 0-scope
could not be done, instead a manual trigger device
consisting of a 9v battery and voltage divider was
used with a voltage output of 5.3 volts. This allowed
the acquisition of data from the capacitance meter.
Two capacitor areas were measured 500kitm2 and
2M~tm2.

III. RESULTS AN]) DISCUSSION
Degradation of carrier lifetimes as measured by the
Surface Charge Analyzer is seen in Figure 1. The
120 minute anneal in Argon gas produced a drop in
lifetime of 30% which was expected.
For an unknowii reason, minority carrier lifetimes
could not be achieved using the capacitance-time
method.
Shown in Figure 2 below is both a
capacitance vs. voltage and capacitance vs time plots
for wafer D6. These show a good C/V plot but the
C-t plot shows no relaxation from the initial trigger.
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Figure 2a,b: Capacitance/Voltage and Capacitance
Time curves for p-type wafers. Notice the small
relaxation time in 2b.
The small blip shortly after t=0 is assumed to be the
relaxation time. Questioning whether or not the
lifetime was too short or too long, a very long time
was plotted, this was on the order of one hour. After
that one hour, no change was seen in the curves.
In order to verify whether or not the test was
working at all, an n-type wafer was tested. As
shown in Figures 3a and 3b, the test did work.
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Figure 3a: C/V plot for n-type wafer
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Figure 3b: C-t plot for n-type wafer
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Figure 3a shows the C/V plot for the capacitor, this
shows that the capacitor is good and not leaking.
Figure 3b, the C-t plot, shows that the relaxation
time was 1.8 seconds and a measurable curve was
achieved which allows the carrier lifetime to be
extracted using the Zerbst plot equation (Equation
1). The results are shown below in Figures 4a and
4b.
Minority lifetime was calculated with a FORTRAN
program written by Dr. Michael Jackson for his
Ph.D dissertation to be 0.1~.ts with a correlation
coefficient of 0.9846.
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potential-well therefore increasing the density of
carriers as well as decreasing the minority carrier
lifetime dramatically to the point of it being
unmeasurable. This would account for the small
“blip” in Figure 2b. Another theory may involve the
oxide thickness as it relates to Cox. For the n-type
wafers, the measured oxide thickness was 460A
whereas the thickness for the p-type wafers was only
200A. Investigation of n-type wafers with 200A
oxide is currently taking place.
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Figure 4a: Measured Data form curve.
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Figure 4b: Zerbst Plot data. Correlation of 0.9 846

IV. CONCLUSION
Unfortunately data correlation could not be done.
Further investigation into capacitance-time testing
for p-type wafers will continue. N-type substrates,
however, did work to the point of data collection. A
carrier lifetime of 0. 1~is was calculated using the
Zerbst plot equation.
A theory as to why the test did not work for the p
type wafers in that the background doping of the
substrate was too low. Positive oxide charges in the
200A thermally grown gate oxide will attract
negative carriers to the SiO2/Si surface, when the
layer is inverted under the aluminum gate, the
charges at the interface are attracted to the lower
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